Vulnerability modeling of cryptographic hardware to power analysis attacks

Amir Moradi, Mahmoud Salmasizadeh, Mohammad Taghi Manzuri Shalmani, Thomas Eisenbarth


Designers and manufacturers of cryptographic devices are always worried about the vulnerability of their implementations in the presence of power analysis attacks. This article can be categorized into two parts. In the first part, two parameters are proposed to improve the accuracy of the latest hypothetical power consumption model, so-called toggle-count model, which is used in power analysis attacks. Comparison between our proposed model and the toggle-count model demonstrates a great advance, i.e., 16%, in the similarity of hypothetical power values to the corresponding values obtained by an analog simulation. It is supposed that the attacker would be able to build such an accurate power model. Thus, in the second part of this article we aim at evaluating the vulnerability of implementations to power analysis attacks which make use of our proposed power model. Simple power analysis, various types of differential power analysis, and correlation power analysis are taken into account. Then, some techniques are proposed to examine the vulnerability of implementations to such kinds of power analysis attacks.
Original languageEnglish
JournalIntegration, the VLSI Journal
Issue number4
Pages (from-to)468-478
Number of pages11
Publication statusPublished - 09.2009


Dive into the research topics of 'Vulnerability modeling of cryptographic hardware to power analysis attacks'. Together they form a unique fingerprint.

Cite this