Identifying homogenous reconfigurable regions in heterogeneous FPGAs for module relocation

R. Backasch; G. Hempel; S. Werner; S. Groppe; T. Pionteck

doi:10.1109/ReConFig.2014.7032533

Identifying homogenous reconfigurable regions in heterogeneous FPGAs for module relocation

R. Backasch, G. Hempel, S. Werner, S. Groppe, T. Pionteck

Technische Universität Dresden

Abstract

Relocation of partial bitstreams is in the focus of researchers for many years. Several design flows for module relocations have been proposed in the past. In general, these design flows start with a manual identification of equally sized and structured partially reconfigurable regions. Due to the increasing heterogeneity and complexity of modern FPGAs such manual approaches become impractical. This work presents an automated approach for identifying suitable regions for relocatable modules. The algorithm identifies the optimal resource pattern that fits most often on the FPGA device for a given resource requirement. Compared to standard methods trying to find again a manually specified fixed resource pattern, the usage of resource requirements as a starting point augments the amount of identically structured regions to be found.

Original language	English
Title of host publication	2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)
Number of pages	6
Publisher	IEEE
Publication date	01.12.2014
Pages	1-6
Article number	7032533
ISBN (Print)	978-1-4799-5943-3
ISBN (Electronic)	978-1-4799-5944-0
DOIs	https://doi.org/10.1109/ReConFig.2014.7032533
Publication status	Published - 01.12.2014
Event	2014 International Conference on Reconfigurable Computing and FPGAs - Cancun, Mexico Duration: 08.12.2014 → 10.12.2014 Conference number: 110856

Research Areas and Centers

Research Area: Intelligent Systems
Centers: Center for Artificial Intelligence Luebeck (ZKIL)

DFG Research Classification Scheme

409-04 Operating, Communication, Database and Distributed Systems

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1109/ReConFig.2014.7032533

Cite this

Backasch, R., Hempel, G., Werner, S., Groppe, S., & Pionteck, T. (2014). Identifying homogenous reconfigurable regions in heterogeneous FPGAs for module relocation. In 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14) (pp. 1-6). Article 7032533 ( International Conference on Reconfigurable Computing and FPGAs). IEEE. https://doi.org/10.1109/ReConFig.2014.7032533

@inproceedings{9d1dc9d185954c4daafeaf3f1bba7ce0,

title = "Identifying homogenous reconfigurable regions in heterogeneous FPGAs for module relocation",

abstract = "Relocation of partial bitstreams is in the focus of researchers for many years. Several design flows for module relocations have been proposed in the past. In general, these design flows start with a manual identification of equally sized and structured partially reconfigurable regions. Due to the increasing heterogeneity and complexity of modern FPGAs such manual approaches become impractical. This work presents an automated approach for identifying suitable regions for relocatable modules. The algorithm identifies the optimal resource pattern that fits most often on the FPGA device for a given resource requirement. Compared to standard methods trying to find again a manually specified fixed resource pattern, the usage of resource requirements as a starting point augments the amount of identically structured regions to be found.",

author = "R. Backasch and G. Hempel and S. Werner and S. Groppe and T. Pionteck",

year = "2014",

month = dec,

day = "1",

doi = "10.1109/ReConFig.2014.7032533",

language = "English",

isbn = "978-1-4799-5943-3",

series = " International Conference on Reconfigurable Computing and FPGAs",

publisher = "IEEE",

pages = "1--6",

booktitle = "2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)",

note = "2014 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2014 ; Conference date: 08-12-2014 Through 10-12-2014",

}

Backasch, R, Hempel, G, Werner, S, Groppe, S & Pionteck, T 2014, Identifying homogenous reconfigurable regions in heterogeneous FPGAs for module relocation. in 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)., 7032533, International Conference on Reconfigurable Computing and FPGAs, IEEE, pp. 1-6, 2014 International Conference on Reconfigurable Computing and FPGAs, Cancun, Mexico, 08.12.14. https://doi.org/10.1109/ReConFig.2014.7032533

Identifying homogenous reconfigurable regions in heterogeneous FPGAs for module relocation. / Backasch, R.; Hempel, G.; Werner, S. et al.
2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14). IEEE, 2014. p. 1-6 7032533 ( International Conference on Reconfigurable Computing and FPGAs).

Research output: Chapters in Books/Reports/Conference Proceedings › Conference contribution › peer-review

TY - GEN

T1 - Identifying homogenous reconfigurable regions in heterogeneous FPGAs for module relocation

AU - Backasch, R.

AU - Hempel, G.

AU - Werner, S.

AU - Groppe, S.

AU - Pionteck, T.

N1 - Conference code: 110856

PY - 2014/12/1

Y1 - 2014/12/1

N2 - Relocation of partial bitstreams is in the focus of researchers for many years. Several design flows for module relocations have been proposed in the past. In general, these design flows start with a manual identification of equally sized and structured partially reconfigurable regions. Due to the increasing heterogeneity and complexity of modern FPGAs such manual approaches become impractical. This work presents an automated approach for identifying suitable regions for relocatable modules. The algorithm identifies the optimal resource pattern that fits most often on the FPGA device for a given resource requirement. Compared to standard methods trying to find again a manually specified fixed resource pattern, the usage of resource requirements as a starting point augments the amount of identically structured regions to be found.

AB - Relocation of partial bitstreams is in the focus of researchers for many years. Several design flows for module relocations have been proposed in the past. In general, these design flows start with a manual identification of equally sized and structured partially reconfigurable regions. Due to the increasing heterogeneity and complexity of modern FPGAs such manual approaches become impractical. This work presents an automated approach for identifying suitable regions for relocatable modules. The algorithm identifies the optimal resource pattern that fits most often on the FPGA device for a given resource requirement. Compared to standard methods trying to find again a manually specified fixed resource pattern, the usage of resource requirements as a starting point augments the amount of identically structured regions to be found.

UR - https://www.scopus.com/record/display.uri?eid=2-s2.0-84946688056&origin=inward&txGid=3744d535d5f79e961245745c9194d895

U2 - 10.1109/ReConFig.2014.7032533

DO - 10.1109/ReConFig.2014.7032533

M3 - Conference contribution

SN - 978-1-4799-5943-3

T3 - International Conference on Reconfigurable Computing and FPGAs

SP - 1

EP - 6

BT - 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)

PB - IEEE

T2 - 2014 International Conference on Reconfigurable Computing and FPGAs

Y2 - 8 December 2014 through 10 December 2014

ER -

Identifying homogenous reconfigurable regions in heterogeneous FPGAs for module relocation

Abstract

Research Areas and Centers

DFG Research Classification Scheme

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this