DynaCORE-dynamically reconfigurable coprocessor for network processors

Carsten Albrecht, Jürgen Foag, Roman Koch, Erik Maehle, Thilo Pionteck

3 Citations (Scopus)


This chapter presents DynaCORE, a dynamically reconfigurable coprocessor architecture for network processors. The architecture takes over computationally intensive tasks from network processors and provides dynamically exchangeable hardware assists for complex payload processing. According to the actual traffic profile, DynaCORE autonomously determines an optimal set of hardware assists. The hardware assists reside in a grid of exchangeable tiles which are connected by a runtime adaptable network-on-chip. System simulation, hardware architecture as well as reconfiguration management strategies are presented within this chapter.

Original languageEnglish
Title of host publicationDynamically Reconfigurable Systems: Architectures, Design Methods and Applications
Number of pages20
PublisherSpringer Netherlands
Publication date01.12.2010
ISBN (Print)978-90-481-3484-7
ISBN (Electronic)978-90-481-3485-4
Publication statusPublished - 01.12.2010


Dive into the research topics of 'DynaCORE-dynamically reconfigurable coprocessor for network processors'. Together they form a unique fingerprint.

Cite this