DynaCORE - A Dynamically Reconfigurable Coprocessor Architecture for Network Processors

Carsten Albrecht, Jürgen Foag, Roman Koch, Erik Maehle

Abstract

Network processors are special purpose processors, tailored to the needs of packet processing in internet routers. Network processors are, in general, freely programmable devices. However, their performance in payloadprocessing relies on specific tasks to be accelerated by fixed purpose coprocessors which are integrated into the device. As a solution to overcome the restrictions of flexibility, a dynamically adaptable coprocessor based on dynamically and partially reconfigurable logic (DynaCORE) is proposed.

Original languageEnglish
Title of host publication14th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP'06)
Number of pages8
PublisherIEEE
Publication date26.10.2006
Pages101-108
Article number1613259
ISBN (Print)0-7695-2513-X
DOIs
Publication statusPublished - 26.10.2006
Event14th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing - Montbeliard-Sochaux , France
Duration: 15.02.200617.02.2006
Conference number: 68364

Fingerprint

Dive into the research topics of 'DynaCORE - A Dynamically Reconfigurable Coprocessor Architecture for Network Processors'. Together they form a unique fingerprint.

Cite this