Communication Architectures for Dynamically Reconfigurable FPGA Designs

Thilo Pionteck; Carsten Albrecht; Roman Koch; Erik Maehle; Michael Hübner; Jürgen Becker

doi:10.1109/IPDPS.2007.370364

Communication Architectures for Dynamically Reconfigurable FPGA Designs

Thilo Pionteck, Carsten Albrecht, Roman Koch, Erik Maehle, Michael Hübner, Jürgen Becker

Institute of Computer Engineering

Abstract

This paper gives a survey of communication architectures which allow for dynamically exchangeable hardware modules. Four different architectures are compared in terms of reconfiguration capabilities, performance, flexibility and hardware requirements. A set of parameters for the classification of the different communication architectures is presented and the pro and cons of each architecture are elaborated. The analysis takes a minimal communication system for connecting four hardware modules as a common basis for the comparison of the diverse data given in the papers on the different architectures.

Original language	English
Title of host publication	2007 IEEE International Parallel and Distributed Processing Symposium
Number of pages	8
Publisher	IEEE
Publication date	24.09.2007
Pages	1-8
Article number	4228092
ISBN (Print)	1-4244-0909-8, 1-4244-0910-1
DOIs	https://doi.org/10.1109/IPDPS.2007.370364
Publication status	Published - 24.09.2007
Event	21st International Parallel and Distributed Processing Symposium - Long Beach, United States Duration: 26.03.2007 → 30.03.2007 Conference number: 70236

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1109/IPDPS.2007.370364

Cite this

@inproceedings{b02f5a16148c4902baa2c438670cb4b5,

title = "Communication Architectures for Dynamically Reconfigurable FPGA Designs",

abstract = "This paper gives a survey of communication architectures which allow for dynamically exchangeable hardware modules. Four different architectures are compared in terms of reconfiguration capabilities, performance, flexibility and hardware requirements. A set of parameters for the classification of the different communication architectures is presented and the pro and cons of each architecture are elaborated. The analysis takes a minimal communication system for connecting four hardware modules as a common basis for the comparison of the diverse data given in the papers on the different architectures.",

author = "Thilo Pionteck and Carsten Albrecht and Roman Koch and Erik Maehle and Michael H{\"u}bner and J{\"u}rgen Becker",

year = "2007",

month = sep,

day = "24",

doi = "10.1109/IPDPS.2007.370364",

language = "English",

isbn = "1-4244-0909-8",

series = "International Parallel and Distributed Processing Symposium",

publisher = "IEEE",

pages = "1--8",

booktitle = "2007 IEEE International Parallel and Distributed Processing Symposium",

note = "21st International Parallel and Distributed Processing Symposium , IPDPS 2007 ; Conference date: 26-03-2007 Through 30-03-2007",

}

Pionteck, T, Albrecht, C, Koch, R, Maehle, E, Hübner, M & Becker, J 2007, Communication Architectures for Dynamically Reconfigurable FPGA Designs. in 2007 IEEE International Parallel and Distributed Processing Symposium., 4228092, International Parallel and Distributed Processing Symposium, IEEE, pp. 1-8, 21st International Parallel and Distributed Processing Symposium , Long Beach, California, United States, 26.03.07. https://doi.org/10.1109/IPDPS.2007.370364

Communication Architectures for Dynamically Reconfigurable FPGA Designs. / Pionteck, Thilo; Albrecht, Carsten; Koch, Roman et al.
2007 IEEE International Parallel and Distributed Processing Symposium. IEEE, 2007. p. 1-8 4228092 (International Parallel and Distributed Processing Symposium).

Research output: Chapters in Books/Reports/Conference Proceedings › Conference contribution › peer-review

TY - GEN

T1 - Communication Architectures for Dynamically Reconfigurable FPGA Designs

AU - Pionteck, Thilo

AU - Albrecht, Carsten

AU - Koch, Roman

AU - Maehle, Erik

AU - Hübner, Michael

AU - Becker, Jürgen

N1 - Conference code: 70236

PY - 2007/9/24

Y1 - 2007/9/24

N2 - This paper gives a survey of communication architectures which allow for dynamically exchangeable hardware modules. Four different architectures are compared in terms of reconfiguration capabilities, performance, flexibility and hardware requirements. A set of parameters for the classification of the different communication architectures is presented and the pro and cons of each architecture are elaborated. The analysis takes a minimal communication system for connecting four hardware modules as a common basis for the comparison of the diverse data given in the papers on the different architectures.

AB - This paper gives a survey of communication architectures which allow for dynamically exchangeable hardware modules. Four different architectures are compared in terms of reconfiguration capabilities, performance, flexibility and hardware requirements. A set of parameters for the classification of the different communication architectures is presented and the pro and cons of each architecture are elaborated. The analysis takes a minimal communication system for connecting four hardware modules as a common basis for the comparison of the diverse data given in the papers on the different architectures.

UR - https://www.scopus.com/record/display.uri?eid=2-s2.0-34548740690&origin=inward&txGid=732195d37f65332865b18ac5c66f2838

U2 - 10.1109/IPDPS.2007.370364

DO - 10.1109/IPDPS.2007.370364

M3 - Conference contribution

SN - 1-4244-0909-8

SN - 1-4244-0910-1

T3 - International Parallel and Distributed Processing Symposium

SP - 1

EP - 8

BT - 2007 IEEE International Parallel and Distributed Processing Symposium

PB - IEEE

T2 - 21st International Parallel and Distributed Processing Symposium

Y2 - 26 March 2007 through 30 March 2007

ER -

Communication Architectures for Dynamically Reconfigurable FPGA Designs

Abstract

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this