Projects per year
Abstract
We present a novel prioritization technique to reduce latencies in Network-on-chips. For individual routers, we adaptively allocate default paths assuming that subsequent packages are part of a data stream and, thus, routing decisions are identical. Since proactive routing to an output port is performed, the conventional router pipeline is partly bypassed. The method is deterministic, non-speculative with local and autonomous decisions, retains the standard network load, and does not penalize non-prioritized links. Virtual point-to-point connections emerge, which span multiple hops and accelerate interleaved streams. We achieve an average package latency reduction of 4.8% to 12.2% in simulations for PARSEC benchmarks.
Original language | English |
---|---|
Title of host publication | 2016 International Conference on High Performance Computing Simulation (HPCS) |
Number of pages | 8 |
Publisher | IEEE |
Publication date | 01.07.2016 |
Pages | 140-147 |
Article number | 7568328 |
ISBN (Print) | 978-1-5090-2089-8 |
ISBN (Electronic) | 978-1-5090-2088-1 |
DOIs | |
Publication status | Published - 01.07.2016 |
Event | 14th International Conference on High Performance Computing and Simulation - Innsbruck, Austria Duration: 18.06.2016 → 22.06.2016 Conference number: 123776 |
Fingerprint
Dive into the research topics of 'Adaptive allocation of default router paths in Network-on-Chips for latency reduction'. Together they form a unique fingerprint.Projects
- 1 Finished
-
Erkennung und adaptive Priorisierung von semi-statischen Datenströmen und von Verkehrsstrommustern in Network-on-Chips
Pionteck, T. & Maehle, E.
01.04.13 → 31.03.17
Project: DFG Funding