A SSE-Based Implementation of a Ray Tracer for the Comparision with Coprocessors in Hybrid Computing Systems

Volker Hampel, Erik Maehle

Abstract

: In this paper we present and discuss our efforts to accelerate a sample application by using the Streaming SIMD Extensions (SSE) to the x64 instruction set. Several approaches to their integration into the source code are tested and evaluated against each other. They are assembler intrinsics, the initial source code combined with different compiler flags, and enhanced code for better SSE inference. Their performances are compared to benchmarks from two hybrid computing systems, which use a Field Programmable Gate Array (FPGA) and a Graphics Processing Unit (GPU), respectively. As the interfaces to manipulated/accelerated code sections are the same in all cases, comparability always is maintained.
Original languageEnglish
Pages131-140
Number of pages10
Publication statusPublished - 2011
Event 24th PARS - Workshop on Parallel Systems and Algorithms - Rüschlikon, Switzerland
Duration: 26.05.201127.05.2011

Conference

Conference 24th PARS - Workshop on Parallel Systems and Algorithms
Country/TerritorySwitzerland
CityRüschlikon
Period26.05.1127.05.11

Fingerprint

Dive into the research topics of 'A SSE-Based Implementation of a Ray Tracer for the Comparision with Coprocessors in Hybrid Computing Systems'. Together they form a unique fingerprint.

Cite this