Abstract
Digital signatures have become a key component of many embedded system solutions and are facing strong security and efficiency requirements. In this work, algorithmic improvements for the authentication path computation decrease the average signature computation time by close to 50% when compared to state-of-the-art algorithms. The proposed scheme is implemented on an Intel Core i7 CPU and an AVR ATxmega microcontroller with optimized versions for the respective target platform. The theoretical algorithmic improvements are verified and cryptographic hardware accelerators are used to achieve competitive performance.
Original language | English |
---|---|
Title of host publication | Number Theory and Cryptography |
Number of pages | 17 |
Volume | 8260 LNCS |
Publisher | Springer Verlag |
Publication date | 01.12.2013 |
Pages | 166-182 |
ISBN (Print) | 978-3-642-42000-9 |
ISBN (Electronic) | 978-3-642-42001-6 |
DOIs | |
Publication status | Published - 01.12.2013 |