Programming and implementation of reconfigurable routers

Andreas C. Döring; Wolfgang  Obelöer; G. Lustig

doi:10.1007/BFb0055289

Programming and implementation of reconfigurable routers

Andreas C. Döring, Wolfgang Obelöer, G. Lustig

IBM Zurich Research Laboratory

Abstract

Clusters made from standard PCs or workstations interconnected by a high-speed network form a high-performance parallel computer. High-speed networks consist of routers switching the data via several wire segments. In order to allow flexible use of the network the routers have to be reconfigurable. Such a router is described as an application of reconfiguration techniques and standard devices like FPGAs. The presented approach is based on the use of sets of rules to describe the router's behavior in a flexible manner. The rule set is translated to generate configuration data for the hardware.

Originalsprache	Englisch
Titel	Field-Programmable Logic and Applications From FPGAs to Computing Paradigm
Redakteure/-innen	Reiner W. Hartenstein, Andres Keevallik
Seitenumfang	5
Band	1482
Erscheinungsort	Berlin, Heidelberg
Herausgeber (Verlag)	Springer Berlin Heidelberg
Erscheinungsdatum	1998
Seiten	500-504
ISBN (Print)	978-3-540-64948-9
ISBN (elektronisch)	978-3-540-68066-6
DOIs	https://doi.org/10.1007/BFb0055289
Publikationsstatus	Veröffentlicht - 1998
Extern publiziert	Ja
Veranstaltung	8th International Workshop on Field-Programmable Logic and Applications - Tallinn, Estland Dauer: 31.08.1998 → 03.09.1998 Konferenznummer: 147559

Dokumente

10.1007/BFb0055289

Weitere Links

https://www.scopus.com/record/display.uri?eid=2-s2.0-84956862410&origin=inward&txGid=b330bf40d5cae2485446816b818d0e33

Zitieren

@inproceedings{b0a45e471d8b4712af4d0316883ebbe7,

title = "Programming and implementation of reconfigurable routers",

abstract = "Clusters made from standard PCs or workstations interconnected by a high-speed network form a high-performance parallel computer. High-speed networks consist of routers switching the data via several wire segments. In order to allow flexible use of the network the routers have to be reconfigurable. Such a router is described as an application of reconfiguration techniques and standard devices like FPGAs. The presented approach is based on the use of sets of rules to describe the router's behavior in a flexible manner. The rule set is translated to generate configuration data for the hardware.",

author = "D{\"o}ring, {Andreas C.} and Wolfgang Obel{\"o}er and G. Lustig",

year = "1998",

doi = "10.1007/BFb0055289",

language = "English",

isbn = "978-3-540-64948-9",

volume = "1482",

series = " Lecture Notes in Computer Science",

publisher = "Springer Berlin Heidelberg",

pages = "500--504",

editor = "Hartenstein, {Reiner W.} and Andres Keevallik",

booktitle = "Field-Programmable Logic and Applications From FPGAs to Computing Paradigm",

note = "8th International Workshop on Field-Programmable Logic and Applications <br/>, FPL 1998 ; Conference date: 31-08-1998 Through 03-09-1998",

}

Döring, AC, Obelöer, W & Lustig, G 1998, Programming and implementation of reconfigurable routers. in RW Hartenstein & A Keevallik (Hrsg.), Field-Programmable Logic and Applications From FPGAs to Computing Paradigm. Bd. 1482, Lecture Notes in Computer Science, Bd. 1482, Springer Berlin Heidelberg, Berlin, Heidelberg, S. 500-504, 8th International Workshop on Field-Programmable Logic and Applications
, Tallinn, Estland, 31.08.98. https://doi.org/10.1007/BFb0055289

Programming and implementation of reconfigurable routers. / Döring, Andreas C.; Obelöer, Wolfgang ; Lustig, G.
Field-Programmable Logic and Applications From FPGAs to Computing Paradigm. Hrsg. / Reiner W. Hartenstein; Andres Keevallik. Band 1482 Berlin, Heidelberg: Springer Berlin Heidelberg, 1998. S. 500-504 ( Lecture Notes in Computer Science; Band 1482).

Publikation: Kapitel in Büchern/Berichten/Konferenzbänden › Konferenzbeitrag › Begutachtung

TY - GEN

T1 - Programming and implementation of reconfigurable routers

AU - Döring, Andreas C.

AU - Obelöer, Wolfgang

AU - Lustig, G.

N1 - Conference code: 147559

PY - 1998

Y1 - 1998

N2 - Clusters made from standard PCs or workstations interconnected by a high-speed network form a high-performance parallel computer. High-speed networks consist of routers switching the data via several wire segments. In order to allow flexible use of the network the routers have to be reconfigurable. Such a router is described as an application of reconfiguration techniques and standard devices like FPGAs. The presented approach is based on the use of sets of rules to describe the router's behavior in a flexible manner. The rule set is translated to generate configuration data for the hardware.

AB - Clusters made from standard PCs or workstations interconnected by a high-speed network form a high-performance parallel computer. High-speed networks consist of routers switching the data via several wire segments. In order to allow flexible use of the network the routers have to be reconfigurable. Such a router is described as an application of reconfiguration techniques and standard devices like FPGAs. The presented approach is based on the use of sets of rules to describe the router's behavior in a flexible manner. The rule set is translated to generate configuration data for the hardware.

UR - https://www.scopus.com/record/display.uri?eid=2-s2.0-84956862410&origin=inward&txGid=b330bf40d5cae2485446816b818d0e33

U2 - 10.1007/BFb0055289

DO - 10.1007/BFb0055289

M3 - Conference contribution

SN - 978-3-540-64948-9

VL - 1482

T3 - Lecture Notes in Computer Science

SP - 500

EP - 504

BT - Field-Programmable Logic and Applications From FPGAs to Computing Paradigm

A2 - Hartenstein, Reiner W.

A2 - Keevallik, Andres

PB - Springer Berlin Heidelberg

CY - Berlin, Heidelberg

T2 - 8th International Workshop on Field-Programmable Logic and Applications <br/>

Y2 - 31 August 1998 through 3 September 1998

ER -

Programming and implementation of reconfigurable routers

Abstract

Dokumente

Weitere Links

Fingerprint

Zitieren